|
|
|
|
|
|
by pjc50
3492 days ago
|
|
|
C won't help you here; the Verilog/VHDL model is very different from normal languages due to intrinsic parallelism and the different techniques you need to use - you can't allocate anything at runtime, for example. As well as language quirks like '=' vs '=>' which trip up beginners. |
|
|