|
|
|
|
|
|
by CountSessine
3513 days ago
|
|
|
Just thinking about it, I guess this makes perfect sense - all memory access on a socket will converge on a common L3 cache and it would be just bizarre if somehow each core would do a 'private write-through' somehow to it's own SDRAM. |
|
|