[gricardo99]

haha, you almost exactly described the Cadence HDL simulation suite, used for HDL simulation in ASIC/FPGA design. But... it is widely used in industry. Their tools are so buggy, and poorly made.