|
|
|
|
|
by api
3697 days ago
|
|
I'm always a bit fascinated when what everyone knows is the next thing turns out not to be. RISC is a classic example. (ARM is light CISC compared to the sort of true minimal RISC I'm talking about.) GC is borderline but it feels like it might be one of those. In retrospect one giveaway is how easy it is to avoid almost all memory problems in C++ with RAII and STL. |
|
Not at all. It's easy to think you're avoiding those memory problems, but they invariably crop up again and again.