|
|
|
|
|
by duskwuff
3905 days ago
|
|
You can build memory elements - inefficiently, but it's possible - out of recurrent logic. You can't build routing. Actually, now I wonder whether it'd be possible to build memory out of ROM by looping outputs back to inputs... |
|
You actually don't need configurable (programmable) routing: We can model every synchronous circuit as a Mealy machine [1], therefore we need two functions and a register. Every function can be constructed from a hierarchy of programmable, fixed-size LUTs which are statically connected (for example, you can build a 5-input LUT from three 4-input LUTs). Now you don't need to build routing, it's implicit in the next-state and output functions.
[1] like this: http://electrosofts.com/verilog/mealy.gif