[rational_indian]

This is not written in Verilog/VHDL. I doubt they will be able to pass this off as their own work.