These two goals looks ambitious: (1) Design an architecture based on graph reduction (2) Design a memory hierarchy for non-strict semantics

At the same time one of its goal is to find the application best suited for such hardware, which sounds quite important