Y
Hacker News
new
|
ask
|
show
|
jobs
Verilog for all proposed RISC-V bitmanip instructions
(
github.com
)
3 points
by
blacksmythe
2495 days ago